Related Experiment Video
Updated: May 25, 2025
09:20
Fabrication of Low Temperature Carbon Nanotube Vertical Interconnects Compatible with Semiconductor Technology
Published on: December 7, 2015
7.6K
Self-Anchoring Process to Construct Highly-Aligned-Carbon Nanotube Transistors.
Jinshuai Lv1,2, Hang Zhou3, Xuezhou Ma2
1Hunan Institute of Advanced Sensing and Information Technology, Xiangtan University, Xiangtan 411105, China.
ACS Nano
|February 26, 2025
Summary
A novel self-anchoring process (SAP) effectively suppresses carbon nanotube stacking in field-effect transistors (FETs). This breakthrough enhances off-state performance for high-density, low-power integrated circuits.
Area of Science:
- Materials Science
- Electrical Engineering
- Nanotechnology
Background:
- Significant advances in aligned carbon nanotube (A-CNT) purity and density have improved transistor performance.
- Nanotube stacking and aggregation during fabrication degrade field-effect transistor (FET) performance, especially in short channels.
Purpose of the Study:
- To develop an innovative fabrication process for highly aligned-CNT FETs that suppresses nanotube stacking.
- To enhance the off-state performance of A-CNT transistors.
Main Methods:
- Introduction of a self-anchoring process (SAP) involving yttrium oxide sacrificial layer anchoring and source-drain electrodes anchoring.
- Fabrication of top-gate (TG) FETs using the SAP to ensure ideal CNT channel alignment.
Main Results:
- SAP effectively suppressed CNT stacking, leading to ideal CNT channel alignment.
- Achieved a record-low subthreshold swing (SS) of 81 mV/decade.
- Demonstrated an on/off current ratio exceeding 6 orders of magnitude and a peak transconductance (Gm) of 1.8 mS/μm.
Conclusions:
- The SAP significantly enhances off-state performance compared to traditional FET fabrication.
- The SAP is a CMOS-compatible process suitable for advanced-node A-CNT transistors.
- Offers a practical route for high-performance, low-power carbon-based integrated circuits.
