Related Experiment Video
Updated: Feb 26, 2026

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
Published on: May 13, 2020
Integration of Polarization Sensing, Memory, and Logic in a Crystal-Axis-Aligned Oxygen-Intercalated Transistor
Shuimei Ding1,2, Chang Liu1,2, Lin Tang2
1State Key Laboratory for Chemo/Biosensing and Chemometrics, College of Semiconductors (College of Integrated Circuits), Hunan University, Changsha 410082, China.
This study introduces a novel transistor integrating photodetection, memory, and logic. This crystal-axis-aligned oxygen-intercalated transistor (COT) enhances efficiency for data-centric applications.
Area of Science:
- Materials Science
- Nanotechnology
- Optoelectronics
Background:
- Data-centric applications demand integrated sensing, memory, and computing.
- Current architectures face efficiency limitations due to interface bottlenecks.
Purpose of the Study:
- To develop a single transistor architecture integrating photodetection, photocurrent memory, and optoelectronic logic.
- To enhance system efficiency by removing interfaces between functional units.
Main Methods:
- Fabrication of a crystal-axis-aligned oxygen-intercalated transistor (COT) using anisotropic PdSe2 contacts and ReS2 channel.
- Integration of a nanoscale oxygen-trapping layer for persistent photocurrent memory.
- Characterization of polarization-resolved photodetection, memory retention, and logic gate operations.
Main Results:
- Achieved ultrahigh responsivity (5.2 × 10^7 A W^-1) and specific detectivity (7.8 × 10^15 cm Hz^1/2 W^-1).
- Demonstrated ultralong photocurrent retention (6 × 10^4 s) with 33 memory states.
- Realized reconfigurable optoelectronic logic gates (AND, OR) using polarization vectors.
Conclusions:
- The COT architecture successfully integrates multiple functionalities within a single device.
- This approach offers significant improvements in efficiency and performance for future optoelectronic systems.
- The device's polarization sensitivity enables novel reconfigurable logic functionalities.
Related Concept Videos
Biasing of P-N Junction
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
MOS Capacitor
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
Dielectric Polarization in a Capacitor
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
Bipolar Junction Transistor

