Related Experiment Video
Updated: Apr 10, 2026

Fabrication of Uniform Nanoscale Cavities via Silicon Direct Wafer Bonding
Published on: January 9, 2014
Void-free Cu/dielectric hybrid bonding at low-temperature enabled by ultrathin metal passivation engineering for
Hemanth Kumar Cheemalamarri1, Masahisa Fujino2, Tanmay Ghosh3
1Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Singapore, Republic of Singapore. ee16resch010066@gmail.com.
Abstract:
Copper (Cu) surface topography, galvanic corrosion at the Cu-barrier interface and Cu-to-dielectric bonding primarily due to the misalignment are the present critical challenges in achieving void-free hybrid bonding. Additionally, Cu surface oxidation and dishing remain key bottlenecks in enabling reliable Cu interconnections at low temperatures in Cu/dielectric (SiO₂) hybrid bonding. To overcome these limitations, here we introduced a fabrication strategy that integrates an ultrathin metal (titanium (Ti)) passivation layer selectively engineered for Cu bond pads while maintaining compatibility with the damascene process. Despite the presence of the passivation layer, the observed Cu diffusion across the bonding interface and improved electrical contact resistance provides direct evidence of enhanced interfacial interdiffusion and oxidation resistance. This approach offers a scalable and effective solution for mitigating fundamental challenges in Cu/SiO₂ hybrid bonding and holds strong potential for integration into three-dimensional heterogeneous packaging technologies, enabling low thermal budget processing at ≤ 250 °C for ≤ 1-2 hour.
Related Concept Videos
Capacitor With A Dielectric
Dielectrics are non-conducting materials with no free or loosely bound electrons. When a dielectric is...
Metal-Semiconductor Junctions
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
Electrostatic Boundary Conditions in Dielectrics
Consider a case where both the mediums across a boundary are two different dielectric materials. Recall that the electric field and electric displacement are proportional and related through the material's permittivity....
Dielectric Polarization in a Capacitor
Valence Bond Theory

