Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Filters

Ji-Man Yu

Showing results (11-20 of 17) with videos related to

Pageof 2
Sort By:
You have reached the last page of results.This site can display upto 17 results.
ACS Applied Materials & Interfaces|October 25, 2023
Vertically Integrated CMOS Ternary Logic Device with Low Static Power Consumption and High Packing DensityJoon-Kyu Han, Jung-Woo Lee, Young Bin Kim, et al.
Science Advances|August 5, 2021
Cointegration of single-transistor neurons and synapses by nanoscale CMOS fabrication for highly scalable neuromorphic hardwareJoon-Kyu Han, Jungyeop Oh, Gyeong-Jun Yun, et al.
Scientific Reports|August 20, 2021
Author Correction: Ternary logic decoder using independently controlled double-gate Si-NW MOSFETsSeong-Joo Han, Joon-Kyu Han, Myung-Su Kim, et al.
Scientific Reports|June 22, 2021
Ternary logic decoder using independently controlled double-gate Si-NW MOSFETsSeong-Joo Han, Joon-Kyu Han, Myung-Su Kim, et al.
Small (Weinheim an Der Bergstrasse, Germany)|February 27, 2024
Bio-Inspired Organic Synaptor with In Situ Ion-Doped Ultrathin Polyelectrolyte Containing Acetylcholine-Like CationJi-Man Yu, Youson Kim, Changhyeon Lee, et al.
Advanced Science (Weinheim, Baden-Wurttemberg, Germany)|September 15, 2023
3D Neuromorphic Hardware with Single Thin-Film Transistor Synapses Over Single Thin-Body Transistor Neurons by Monolithic Vertical IntegrationJoon-Kyu Han, Jung-Woo Lee, Yeeun Kim, et al.
ACS Applied Materials & Interfaces|July 7, 2022
Synaptic Segmented Transistor with Improved Linearity by Schottky Junctions and Accelerated Speed by Double-Layered NitrideSeong-Yeon Kim, Ji-Man Yu, Gi Sung Lee, et al.
Pageof 2

Showing results (11-20 of 17) with videos related to

Sort By:
Pageof 2
You have reached the last page of results.This site can display upto 17 results.
ACS Applied Materials & Interfaces|October 25, 2023
Vertically Integrated CMOS Ternary Logic Device with Low Static Power Consumption and High Packing DensityJoon-Kyu Han, Jung-Woo Lee, Young Bin Kim, et al.
Science Advances|August 5, 2021
Cointegration of single-transistor neurons and synapses by nanoscale CMOS fabrication for highly scalable neuromorphic hardwareJoon-Kyu Han, Jungyeop Oh, Gyeong-Jun Yun, et al.
Scientific Reports|August 20, 2021
Author Correction: Ternary logic decoder using independently controlled double-gate Si-NW MOSFETsSeong-Joo Han, Joon-Kyu Han, Myung-Su Kim, et al.
Scientific Reports|June 22, 2021
Ternary logic decoder using independently controlled double-gate Si-NW MOSFETsSeong-Joo Han, Joon-Kyu Han, Myung-Su Kim, et al.
Small (Weinheim an Der Bergstrasse, Germany)|February 27, 2024
Bio-Inspired Organic Synaptor with In Situ Ion-Doped Ultrathin Polyelectrolyte Containing Acetylcholine-Like CationJi-Man Yu, Youson Kim, Changhyeon Lee, et al.
Advanced Science (Weinheim, Baden-Wurttemberg, Germany)|September 15, 2023
3D Neuromorphic Hardware with Single Thin-Film Transistor Synapses Over Single Thin-Body Transistor Neurons by Monolithic Vertical IntegrationJoon-Kyu Han, Jung-Woo Lee, Yeeun Kim, et al.
ACS Applied Materials & Interfaces|July 7, 2022
Synaptic Segmented Transistor with Improved Linearity by Schottky Junctions and Accelerated Speed by Double-Layered NitrideSeong-Yeon Kim, Ji-Man Yu, Gi Sung Lee, et al.
Pageof 2