Related Experiment Video
Updated: Feb 18, 2026

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
Published on: August 28, 2018
Multilayer Graphene-WSe2 Heterostructures for WSe2 Transistors
Hao-Ling Tang1,2, Ming-Hui Chiu1, Chien-Chih Tseng1
1Physical Science and Engineering Division, King Abdullah University of Science & Technology (KAUST) , Thuwal 23955-6900, Saudi Arabia.
This study demonstrates p-type field-effect transistors using graphene-tungsten diselenide lateral heterojunctions. Doping enhances performance, enabling complementary metal-oxide semiconductor applications.
Area of Science:
- Materials Science
- Condensed Matter Physics
- Nanotechnology
Background:
- Two-dimensional (2D) materials offer unique properties for electronics but suffer from high source/drain resistance.
- Graphene-transition metal dichalcogenide (TMD) heterostructures show promise for ohmic contacts.
- Existing graphene-TMD field-effect transistors (FETs) exhibit only n-type characteristics, limiting complementary metal-oxide semiconductor integration.
Purpose of the Study:
- To develop p-type FETs based on graphene-WSe2 lateral heterojunctions.
- To address the limitations of n-type only FETs in graphene-TMD systems.
- To improve the performance and applicability of 2D material-based electronics.
Main Methods:
- Fabrication of graphene-WSe2 lateral heterojunctions using scalable chemical vapor deposition (CVD).
- Utilizing few-layer WSe2 overlap at graphene-WSe2 junctions to reduce contact resistance.
- Doping graphene source/drain regions to enhance transistor characteristics.
Main Results:
- Demonstrated unipolar p-type FETs with graphene-WSe2 lateral heterojunctions.
- Achieved a significant enhancement in the on/off ratio (I_on/I_off) to approximately 10^8.
- Observed p-type characteristics independent of metal work function in ambient conditions.
- Proposed multilayer graphene (MLG) as a 2D raised source/drain approach.
Conclusions:
- Graphene-WSe2 lateral heterojunctions are a viable platform for p-type FETs.
- Doping graphene significantly boosts FET performance and enables complementary applications.
- This approach offers a pathway towards advanced 2D electronics and optoelectronics.
More Related Videos
08:50Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication
Published on: November 28, 2017
04:57Residue-Free Fabrication of van der Waals Heterostructures of Two-Dimensional Materials
Published on: July 18, 2025
Related Concept Videos
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
Metal-Semiconductor Junctions
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
Field Effect Transistor
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...