Related Experiment Video
Updated: Nov 13, 2025

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
Published on: May 13, 2020
Electrical Coupling for Monolithic 3-D Integrated Circuit Consisting of Feedback Field-Effect Transistors
1Information Communication Technology (ICT) & Robot Engineering and Institute of Information Technology Convergence (IITC), Hankyong National University, Anseong 17579, Republic of Korea.
This study simulated monolithic 3-dimensional integrated circuits (M3DICs) with stacked feedback field-effect transistors (FBFETs). Thinner interlayer dielectrics significantly impact FBFET electrical characteristics, especially in Case 2 M3DICs.
Area of Science:
- Semiconductor Device Physics
- Integrated Circuit Design
- Materials Science
Background:
- Monolithic 3-dimensional integrated circuits (M3DICs) offer advanced functionalities.
- Feedback field-effect transistors (FBFETs) are key components in M3DICs.
- Understanding electrical coupling in stacked FBFETs is crucial for device optimization.
Purpose of the Study:
- To investigate the electrical coupling effects in two M3DIC configurations with vertically stacked FBFETs.
- To analyze the impact of interlayer dielectric thickness (T_ILD) on FBFET electrical characteristics.
- To optimize FBFET structure for logic device applications by reducing memory window.
Main Methods:
- Technology Computer-Aided Design (TCAD) simulations were employed.
- Two M3DIC cases with different FBFET stacking arrangements (N-type/P-type and P-type/N-type) were simulated.
- Variations in doping concentration and channel length were explored for FBFET optimization.
Main Results:
- Electrical characteristics (threshold voltage, capacitance, transconductance) of FBFETs were analyzed concerning T_ILD.
- Significant variations in tier2 FBFET characteristics were observed below T_ILD thresholds of 15-20 nm in Case 1.
- Case 2 M3DICs exhibited greater sensitivity of tier2 FBFET electrical characteristics to T_ILD compared to Case 1.
Conclusions:
- Interlayer dielectric thickness critically influences the performance of stacked FBFETs in M3DICs.
- The stacking configuration of FBFETs (Case 1 vs. Case 2) affects their susceptibility to electrical coupling.
- TCAD simulations provide valuable insights for designing optimized M3DICs with FBFETs.
Related Concept Videos
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
Field Effect Transistor
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
Biasing of P-N Junction
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
MOSFET Amplifiers

