Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

Field Effect Transistor01:29

Field Effect Transistor

516
Field-effect transistors (FETs) are integral to electronic circuits and distinguished by their three-terminal setup: the gate, drain, and source. These transistors operate as unipolar devices, which utilize either electrons or holes as charge carriers, in contrast to bipolar transistors, which use both types of carriers. The primary function of the FET is to modulate the flow of these carriers from the source to the drain through a channel. The voltage difference between the gate and source...
516
MOS Capacitor01:25

MOS Capacitor

908
A Metal-Oxide-Semiconductor (MOS) capacitor is a fundamental structure used extensively in semiconductor device technology, particularly in the fabrication of integrated circuits and MOSFETs (metal-oxide-semiconductor field-effect transistors). The MOS capacitor consists of three layers: a metal gate, a dielectric oxide, and a semiconductor substrate.
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
908
Types of Semiconductors01:20

Types of Semiconductors

847
Intrinsic semiconductors are highly pure materials with no impurities. At absolute zero, these semiconductors behave as perfect insulators because all the valence electrons are bound, and the conduction band is empty, disallowing electrical conduction. The Fermi level is a concept used to describe the probability of occupancy of energy levels by electrons at thermal equilibrium. In intrinsic semiconductors, the Fermi level is positioned at the midpoint of the energy gap at absolute zero. When...
847
Biasing of FET01:22

Biasing of FET

340
Biasing a Junction Field Effect Transistor (JFET) is crucial for setting operational parameters and ensuring efficient functioning in electronic circuits. JFETs are characterized by using a single carrier type in N-channel or P-channel configurations, where the channel is surrounded by PN junctions. These junctions are central to the device's ability to control current flow.
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
340
MOSFET: Enhancement Mode01:22

MOSFET: Enhancement Mode

441
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
441
Metal-Semiconductor Junctions01:24

Metal-Semiconductor Junctions

429
The contact of metal and semiconductor can lead to the formation of a junction with either Schottky or Ohmic behavior.
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
429

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Residual stress modulation as a pathway to reliable multilevel 3D NAND flash storage.

Nanoscale advances·2026
Same author

Single-crystalline BaTiO<sub>3</sub>-based ferroelectric capacitive memory via membrane transfer.

Science advances·2025
Same author

Sub-unit-cell-segmented ferroelectricity in brownmillerite oxides by phonon decoupling.

Nature materials·2025
Same author

Hafnia-Based Ferroelectric Transistor with Poly-Si Gates for Gate-First Three-Dimensional NAND Structures.

ACS applied materials & interfaces·2024
Same author

Exploring Disturb Characteristics in 2D and 3D Ferroelectric NAND Memory Arrays for Next-Generation Memory Technology.

ACS applied materials & interfaces·2024
Same author

Unlocking large memory windows and 16-level data per cell memory operations in hafnia-based ferroelectric transistors.

Science advances·2024

Related Experiment Video

Updated: Aug 18, 2025

A Fabrication and Measurement Method for a Flexible Ferroelectric Element Based on Van Der Waals Heteroepitaxy
10:40

A Fabrication and Measurement Method for a Flexible Ferroelectric Element Based on Van Der Waals Heteroepitaxy

Published on: April 8, 2018

8.3K

Ferroelectric Transistors for Memory and Neuromorphic Device Applications.

Ik-Jyae Kim1, Jang-Sik Lee1

  • 1Department of Materials Science and Engineering, Pohang University of Science and Technology (POSTECH), Pohang, 37673, Republic of Korea.

Advanced Materials (Deerfield Beach, Fla.)
|December 9, 2022
PubMed
Summary

Hafnia-based ferroelectric materials offer CMOS compatibility and scalability for advanced semiconductor devices. This review explores their potential in next-generation memory and neuromorphic applications, overcoming limitations of traditional ferroelectrics.

Keywords:
artificial synapsesferroelectric memoriesferroelectric transistorsferroelectricsneural networksneuromorphic devices

More Related Videos

Assembly and Characterization of Biomolecular Memristors Consisting of Ion Channel-doped Lipid Membranes
08:07

Assembly and Characterization of Biomolecular Memristors Consisting of Ion Channel-doped Lipid Membranes

Published on: March 9, 2019

7.9K
In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
09:49

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx

Published on: May 13, 2020

4.1K

Related Experiment Videos

Last Updated: Aug 18, 2025

A Fabrication and Measurement Method for a Flexible Ferroelectric Element Based on Van Der Waals Heteroepitaxy
10:40

A Fabrication and Measurement Method for a Flexible Ferroelectric Element Based on Van Der Waals Heteroepitaxy

Published on: April 8, 2018

8.3K
Assembly and Characterization of Biomolecular Memristors Consisting of Ion Channel-doped Lipid Membranes
08:07

Assembly and Characterization of Biomolecular Memristors Consisting of Ion Channel-doped Lipid Membranes

Published on: March 9, 2019

7.9K
In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
09:49

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx

Published on: May 13, 2020

4.1K

Area of Science:

  • Materials Science
  • Solid State Physics
  • Electrical Engineering

Background:

  • Ferroelectric materials offer nonvolatile polarization for memory devices, promising lower power and higher speed.
  • Traditional perovskite ferroelectrics face CMOS compatibility and fatigue issues, limiting high-density applications.
  • Hafnia-based ferroelectrics emerge as a promising alternative due to CMOS process integration and favorable properties.

Purpose of the Study:

  • To review recent advancements in ferroelectric devices, focusing on ferroelectric transistors.
  • To discuss challenges and solutions for high-performance ferroelectric transistors.
  • To outline strategies for next-generation memory and neuromorphic applications using ferroelectric transistors.

Main Methods:

  • Review of ferroelectric memory types and operation mechanisms.
  • Analysis of limitations and solutions for ferroelectric transistor performance.
  • Examination of experimental demonstrations of ferroelectric transistor arrays, including 3D ferroelectric NAND.

Main Results:

  • Hafnia-based ferroelectrics are CMOS-compatible and scalable, suitable for high-density memory.
  • Ferroelectric transistors show potential for next-generation memory and neuromorphic computing.
  • 3D ferroelectric NAND arrays demonstrate promising operation characteristics.

Conclusions:

  • Hafnia-based ferroelectrics represent a significant advancement for future memory and neuromorphic applications.
  • Overcoming current challenges is crucial for realizing the full potential of ferroelectric transistors.
  • Further research is needed to optimize ferroelectric transistors for widespread adoption.