Related Experiment Video
Updated: Jul 17, 2025

Silicon Metal-oxide-semiconductor Quantum Dots for Single-electron Pumping
Published on: June 3, 2015
Realizing On/Off Ratios over 104 for Sub-2 nm Vertical Transistors
Likuan Ma1, Quanyang Tao1, Yang Chen1
1Key Laboratory for Micro-Nano Optoelectronic Devices of Ministry of Education, School of Physics and Electronics, Hunan University, Changsha 410082, China.
Researchers developed ultrascaled vertical transistors using van der Waals metal contacts to suppress tunneling current. This approach significantly enhances on/off ratios in 2D material transistors, overcoming limitations in short-channel devices.
Area of Science:
- Materials Science
- Nanotechnology
- Semiconductor Physics
Background:
- Ultrascaled transistors are crucial for next-generation electronics.
- Vertical transistors face challenges with off-state tunneling currents, limiting on/off ratios, especially in sub-5 nm channel lengths.
- Minimizing short-channel effects is essential for device performance.
Purpose of the Study:
- To suppress off-state tunneling current in vertical transistors.
- To enhance the on/off ratio of ultrascaled vertical transistors.
- To provide a general strategy for reducing short-channel effects.
Main Methods:
- Designing barrier height using van der Waals metal contacts.
- Laminating a Platinum (Pt) electrode onto a Molybdenum disulfide (MoS2) vertical transistor.
- Characterizing the metal/MoS2 interface and device performance.
Main Results:
- Achieved a high Schottky barrier by leveraging the work function difference between Pt and MoS2.
- Suppressed direct tunneling currents effectively.
- Realized record on/off ratios of 5 × 10^5 for 5 nm and 10^4 for 2 nm channel length vertical transistors.
- Demonstrated an optimized metal/MoS2 interface with minimal defects due to a low-energy lamination process.
Conclusions:
- Van der Waals metal contacts offer a viable route to enhance the performance of vertical transistors.
- The developed method significantly improves on/off ratios by mitigating tunneling currents.
- This approach provides a scalable solution for ultrascaled devices and reducing short-channel effects.
More Related Videos
Related Concept Videos
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
MOSFET
In an n-MOSFET, the structure includes n-type source and drain...
MOSFET: Depletion Mode
The primary characteristic of depletion-mode MOSFETs is their ability to conduct current between the drain and source terminals without gate bias. This inherent conductivity...
Characteristics of MOSFET
Various vital parameters influence their functionality, which is crucial for theory and electronics applications. First, channel dimensions, precisely length, and width, are pivotal. The size of these channels affects the transistor's ability to carry current and switching speeds; shorter channels typically enable...
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...

