Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

MOS Capacitor01:25

MOS Capacitor

1.2K
A Metal-Oxide-Semiconductor (MOS) capacitor is a fundamental structure used extensively in semiconductor device technology, particularly in the fabrication of integrated circuits and MOSFETs (metal-oxide-semiconductor field-effect transistors). The MOS capacitor consists of three layers: a metal gate, a dielectric oxide, and a semiconductor substrate.
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
1.2K
Design Example: Capacitance Multiplier Circuit01:20

Design Example: Capacitance Multiplier Circuit

1.1K
In integrated circuit technology, a capacitance multiplier is often utilized to produce a larger capacitance value when a small physical capacitance falls short. This is achieved by a circuit that multiplies capacitance values by a factor of up to 1000, such that a 10-pF capacitor can replicate the performance of a 100-nF capacitor.
The circuit illustrated in Figure 1 below incorporates two op-amps, with the first operating as a voltage follower and the second acting as an inverting amplifier.
1.1K
MOSFET: Enhancement Mode01:22

MOSFET: Enhancement Mode

563
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
563
Biasing of FET01:22

Biasing of FET

426
Biasing a Junction Field Effect Transistor (JFET) is crucial for setting operational parameters and ensuring efficient functioning in electronic circuits. JFETs are characterized by using a single carrier type in N-channel or P-channel configurations, where the channel is surrounded by PN junctions. These junctions are central to the device's ability to control current flow.
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
426
Semiconductors01:22

Semiconductors

1.1K
There is variation in the electrical conductivity of materials - metals, semiconductors, and insulators that are showcased with the help of the energy band diagrams.
Metals such as copper (Cu), zinc (Zn), or lead (Pb) have low resistivity and feature conduction bands that are either not fully occupied or overlap with the valence band, making a bandgap non-existent. This allows electrons in the highest energy levels of the valence band to easily transition to the conduction band upon gaining...
1.1K
Clamper Circuit01:14

Clamper Circuit

720
A clamper circuit, also known as a DC restorer, represents a specialized variant of the rectifier circuit, notable for its method of taking the output across the diode rather than the capacitor. This configuration lends to several distinctive applications, particularly in handling square wave inputs.
Within this circuit, the diode's orientation prompts the capacitor to charge up to the level of the most negative peak of the input signal. Upon reaching this state, the diode ceases to...
720

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

A Cross-Process Signal Integrity Analysis (CPSIA) Method and Design Optimization for Wafer-on-Wafer Stacked DRAM.

Micromachines·2024
Same author

Methodology for Testing Key Parameters of Array-Level Small-Area Hafnium-Based Ferroelectric Capacitors Using Time-to-Digital Converter and Capacitance Calibration Circuits.

Micromachines·2023
Same author

Design and Simulation Analysis of a 3TnC MLC FeRAM Using a Nondestructive Readout and Offset-Canceled Sense Amplifier for High-Density Storage Applications.

Micromachines·2023
Same author

A RRAM-Based True Random Number Generator with 2T1R Architecture for Hardware Security Applications.

Micromachines·2023
Same author

Probabilistic Circuit Implementation Based on P-Bits Using the Intrinsic Random Property of RRAM and P-Bit Multiplexing Strategy.

Micromachines·2022
Same author

Sensing Circuit Design Techniques for RRAM in Advanced CMOS Technology Nodes.

Micromachines·2021

Related Experiment Video

Updated: Nov 7, 2025

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
09:49

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx

Published on: May 13, 2020

4.2K

A 1T2C FeCAP-Based In-Situ Bitwise X(N)OR Logic Operation with Two-Step Write-Back Circuit for Accelerating

Qiao Wang1,2, Donglin Zhang1,2, Yulin Zhao1,2

  • 1Institute of Microelectronics of Chinese Academy of Sciences, Beijing 100029, China.

Micromachines
|April 30, 2021
PubMed
Summary
This summary is machine-generated.

This study introduces a novel Ferroelectric capacitor (FeCAP) logic circuit for faster, more efficient memory and computing. The new 1T2C FeCAP design significantly enhances speed, reduces area, and lowers power consumption for bitwise logic operations.

Keywords:
1T2CX(N)OR logic operationferroelectric capacitornondestructive reading

More Related Videos

Gradient Echo Quantum Memory in Warm Atomic Vapor
10:00

Gradient Echo Quantum Memory in Warm Atomic Vapor

Published on: November 11, 2013

13.0K
Silicon Metal-oxide-semiconductor Quantum Dots for Single-electron Pumping
14:58

Silicon Metal-oxide-semiconductor Quantum Dots for Single-electron Pumping

Published on: June 3, 2015

15.1K

Related Experiment Videos

Last Updated: Nov 7, 2025

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
09:49

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx

Published on: May 13, 2020

4.2K
Gradient Echo Quantum Memory in Warm Atomic Vapor
10:00

Gradient Echo Quantum Memory in Warm Atomic Vapor

Published on: November 11, 2013

13.0K
Silicon Metal-oxide-semiconductor Quantum Dots for Single-electron Pumping
14:58

Silicon Metal-oxide-semiconductor Quantum Dots for Single-electron Pumping

Published on: June 3, 2015

15.1K

Area of Science:

  • Materials Science
  • Electrical Engineering
  • Computer Science

Background:

  • Ferroelectric capacitors (FeCAPs) offer promising characteristics for next-generation memory and computing applications.
  • Existing FeCAP devices lack effective methods for integrated logic and memory functions.
  • There is a need for advanced FeCAP architectures to realize complex logic operations.

Purpose of the Study:

  • To propose a novel 1T2C FeCAP-based in situ bitwise X(N)OR logic.
  • To develop a charge-sharing function for efficient logic operations in FeCAP devices.
  • To improve the performance metrics of FeCAP-based logic operations.

Main Methods:

  • Implementation of a 1T2C FeCAP structure.
  • Utilizing a two-step write-back circuit for nondestructive reading.
  • Employing a two-line activation method for X(N)OR logic operations.

Main Results:

  • Achieved nondestructive reading with reduced complexity.
  • Successfully demonstrated in situ bitwise X(N)OR logic operations.
  • Significantly improved operational speed, reduced area, and lowered power consumption compared to previous methods.

Conclusions:

  • The proposed 1T2C FeCAP-based logic offers a viable solution for integrated memory and computing.
  • The developed charge-sharing function and activation method enhance FeCAP logic performance.
  • This advancement paves the way for more efficient and powerful FeCAP devices in storage, computing, and memory logic.