Search research articles

ABOUT JoVE

Overview Leadership Blog JoVE Help Center

AUTHORS

Publishing Process Editorial Board Scope & Policies Peer Review FAQ Submit

LIBRARIANS

Testimonials Subscriptions Access Resources Library Advisory Board FAQ

RESEARCH

JoVE Journal Methods Collections JoVE Encyclopedia of Experiments Archive

EDUCATION

JoVE Core JoVE Business JoVE Science Education JoVE Lab Manual Faculty Resource Center Faculty Site

Terms & Conditions of Use

Related Concept Videos

MOS Capacitor

MOS Capacitor

A Metal-Oxide-Semiconductor (MOS) capacitor is a fundamental structure used extensively in semiconductor device technology, particularly in the fabrication of integrated circuits and MOSFETs (metal-oxide-semiconductor field-effect transistors). The MOS capacitor consists of three layers: a metal gate, a dielectric oxide, and a semiconductor substrate.
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...

Design Example: Capacitance Multiplier Circuit

Design Example: Capacitance Multiplier Circuit

In integrated circuit technology, a capacitance multiplier is often utilized to produce a larger capacitance value when a small physical capacitance falls short. This is achieved by a circuit that multiplies capacitance values by a factor of up to 1000, such that a 10-pF capacitor can replicate the performance of a 100-nF capacitor.
The circuit illustrated in Figure 1 below incorporates two op-amps, with the first operating as a voltage follower and the second acting as an inverting amplifier.

MOSFET: Enhancement Mode

MOSFET: Enhancement Mode

Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by

Same author

A Cross-Process Signal Integrity Analysis (CPSIA) Method and Design Optimization for Wafer-on-Wafer Stacked DRAM.

Micromachines·2024

Same author

Methodology for Testing Key Parameters of Array-Level Small-Area Hafnium-Based Ferroelectric Capacitors Using Time-to-Digital Converter and Capacitance Calibration Circuits.

Micromachines·2023

Same author

Design and Simulation Analysis of a 3TnC MLC FeRAM Using a Nondestructive Readout and Offset-Canceled Sense Amplifier for High-Density Storage Applications.

Micromachines·2023

Same author

A RRAM-Based True Random Number Generator with 2T1R Architecture for Hardware Security Applications.

Micromachines·2023

Same author

Probabilistic Circuit Implementation Based on P-Bits Using the Intrinsic Random Property of RRAM and P-Bit Multiplexing Strategy.

Micromachines·2022

Same author

A 1T2C FeCAP-Based In-Situ Bitwise X(N)OR Logic Operation with Two-Step Write-Back Circuit for Accelerating Compute-In-Memory.

Micromachines·2021

Search research articles

Related Experiment Video

Updated: Oct 22, 2025

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots

Published on: November 1, 2013

Sensing Circuit Design Techniques for RRAM in Advanced CMOS Technology Nodes.

Donglin Zhang^1,2, Bo Peng³, Yulin Zhao^1,2

¹Key Laboratory of Microelectronic Devices Integrated Technology, Institute of Microelectronics of Chinese Academy of Sciences, Beijing 100029, China.

|August 27, 2021

Summary

This summary is machine-generated.

Resistive random-access memory (RRAM) faces challenges in advanced nodes. Optimizing sensing schemes enhances RRAM performance for wider applications, enabling faster speeds and lower voltages.

Keywords:

BL-enhancing schemes RRAM reference schemes sensing schemes

More Related Videos

Assembly and Characterization of Biomolecular Memristors Consisting of Ion Channel-doped Lipid Membranes

Assembly and Characterization of Biomolecular Memristors Consisting of Ion Channel-doped Lipid Membranes

Published on: March 9, 2019

Silicon Metal-oxide-semiconductor Quantum Dots for Single-electron Pumping

Silicon Metal-oxide-semiconductor Quantum Dots for Single-electron Pumping

Published on: June 3, 2015

Related Experiment Videos

Last Updated: Oct 22, 2025

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots

Published on: November 1, 2013

Assembly and Characterization of Biomolecular Memristors Consisting of Ion Channel-doped Lipid Membranes

Assembly and Characterization of Biomolecular Memristors Consisting of Ion Channel-doped Lipid Membranes

Published on: March 9, 2019

Silicon Metal-oxide-semiconductor Quantum Dots for Single-electron Pumping

Silicon Metal-oxide-semiconductor Quantum Dots for Single-electron Pumping

Published on: June 3, 2015

Area of Science:

Materials Science
Electrical Engineering
Computer Engineering

Background:

Resistive random-access memory (RRAM) offers excellent nonvolatile memory properties, including fast read speeds and low operating voltage, making it suitable for specific applications.
Shrinking technology nodes introduce significant performance degradation issues for RRAM devices.
Optimization of sensing schemes is crucial to expand the application range of RRAM technology.

Purpose of the Study:

To summarize the challenges RRAM faces in advanced technology nodes.
To detail novel sensing scheme designs and optimization methodologies.
To provide a reference for designing RRAM sensing schemes.

Main Methods:

Summarization of RRAM issues in advanced technology nodes.
Detailed analysis of reference schemes, sensing amplifier schemes, and bit line (BL)-enhancing schemes.
Illustration of waveforms and results for clarity in design.

Main Results:

Sensing schemes for RRAM are evolving towards higher speed and resolution.
Optimization leads to lower power consumption and applicability in advanced nodes.
Current RRAM technology reaches 14 nm nodes with a minimum operating voltage of 0.32 V and access times of a few nanoseconds.

Conclusions:

Optimized sensing schemes are vital for overcoming RRAM performance limitations in advanced nodes.
Recent advancements enable RRAM to achieve high performance at low voltages and small technology nodes.
The study provides valuable insights for the future design of RRAM sensing schemes.